Name
Playground
About
FAQ
GitHub
Playground
Shortest Path Finder
Community Detector
Connected Papers
Author Trending
Koh Aoki
Bhupendra Singh
Yu Wang
Silvia Scirpoli
Jon Hutton
Addisson Salazar
David J. Westover
Songhua Li
Sebastian Magda
David MacDonald
Home
/
Author
/
MASSIMO BARBARO
Author Info
Open Visualization
Name
Affiliation
Papers
MASSIMO BARBARO
University of Cagliari, Cagliari, Italy
21
Collaborators
Citations
PageRank
57
64
11.81
Referers
Referees
References
235
234
93
Search Limit
100
235
Publications (21 rows)
Collaborators (57 rows)
Referers (100 rows)
Referees (100 rows)
Title
Citations
PageRank
Year
A CMOS Lab-on-a-Chip for Fully Automated Telomerase Activity Detection
0
0.34
2019
Electronic Detection of DNA Hybridization by Coupling Organic Field-Effect Transistor-Based Sensors and Hairpin-Shaped Probes.
0
0.34
2018
EARNEST: A 64 channel device for neural recording and sensory touch restoration in neural prosthetics.
0
0.34
2017
A Cmos Automatic Tuning System To Maximize Remote Powering Efficiency
0
0.34
2017
A 64-Channels Neural Interface For Biopotentials Recording And Pns Stimulation
0
0.34
2017
A Precision Pseudo Resistor Bias Scheme for the Design of Very Large Time Constant Filters.
6
1.01
2017
A Novel Embedded System for Direct, Programmable Stimulation of the Peripheral Neural System
0
0.34
2017
An HV-CMOS Integrated Circuit for Neural Stimulation in Prosthetic Applications
5
0.53
2015
A Wearable Device for High-Frequency EEG Signal Recording
0
0.34
2015
A Wide-band and User-friendly EEG Recording System for Wearable Applications.
1
0.48
2015
Toward the Development of a Neuro-Controlled Bidirectional Hand Prosthesis
0
0.34
2015
A Front-end Stage for Neural Signal Recording based on a Sigma-delta Modulator.
0
0.34
2012
Peripheral neural activity recording and stimulation system.
11
1.16
2011
An Electronic Interface for Neural Activity Recording and Stimulation
0
0.34
2010
Active devices based on organic semiconductors for wearable applications.
2
0.64
2010
Modeling, Evaluation, and Comparison of CRZ and RSD Redundant Architectures for Two-Step A/D Converters
4
0.49
2008
Comparison of redundant architectures for two-step ADCs
0
0.34
2008
Area And Power Modeling For Networks-On-Chip With Layout Awareness
14
0.78
2007
Compact, low-power, analogue building blocks derived from MOSFETs translinear loops
0
0.34
2006
A low-power integrated smart sensor with on-chip real-time image processing capabilities
1
0.35
2005
A 100/spl times/100 pixel silicon retina for gradient extraction with steering filter capabilities and temporal output coding
20
2.30
2002
1