A design case study: CPU vs. GPGPU vs. FPGA | 0 | 0.34 | 2009 |
Hardware synthesis from guarded atomic actions with performance specifications | 14 | 1.05 | 2005 |
Modular scheduling of guarded atomic actions | 24 | 2.24 | 2004 |
High-level synthesis: an essential ingredient for designing complex ASICs | 26 | 2.08 | 2004 |
StarT-Voyager: A Flexible Platform for Exploring Scalable SMP Issues | 8 | 0.80 | 1998 |