Name
Playground
About
FAQ
GitHub
Playground
Shortest Path Finder
Community Detector
Connected Papers
Author Trending
Claudia Calabrese
Maria Concetta Palumbo
Yanjing Li
Jhonathan Pinzon
Giovanni Venturelli
Chen Ma
Paola Russo
Radu Timofte
Kuanrui Yin
Emma M. Sánchez
Home
/
Author
/
EMERIC DE FOUCAULD
Author Info
Open Visualization
Name
Affiliation
Papers
EMERIC DE FOUCAULD
CEA, LETI, Grenoble, France
16
Collaborators
Citations
PageRank
49
18
6.85
Referers
Referees
References
57
181
57
Search Limit
100
181
Publications (16 rows)
Collaborators (49 rows)
Referers (57 rows)
Referees (100 rows)
Title
Citations
PageRank
Year
New design of analog and mixed-signal cells using back-gate cross-coupled structure
0
0.34
2019
Novel building blocks for PLL using complementary logic in 28nm UTBB-FDSOI technology
1
0.39
2017
Built-in test of millimeter-Wave circuits based on non-intrusive sensors
0
0.34
2016
Study And Reduction Of Variability In 28 Nm Fully Depleted Silicon On Insulator Technology
2
0.79
2016
Parametric Built-In Test for 65nm RF LNA Using Non-Intrusive Variation-Aware Sensors
1
0.36
2015
Balancing Test Cost Reduction Vs. Measurements Accuracy At Test Time
0
0.34
2015
Low Power 28 Nm Fully Depleted Silicon On Insulator 2.45 Ghz Phase Locked Loop
0
0.34
2014
A frequency measurement BIST implementation targeting gigahertz application
0
0.34
2012
A Novel Method for Synthesizing an Automatic Matching Network and Its Control Unit.
4
0.61
2011
Design of a RF matching network based on a new tunable inductor concept
0
0.34
2011
An antenna-filter codesign for cardiac implants.
0
0.34
2011
A power optimized transconductance amplifier and its application to a 6th order lowpass GmC filter
1
0.36
2009
A Fast And Accurate Automatic Matching Network Designed For Ultra Low Power Medical Applications
2
0.44
2009
Utilization of MEMS Tunable Inductors in the design of RF voltage-controlled oscillators.
0
0.34
2008
Design and modelling of a multi-standard fractional PLL in CMOS/SOI technology
7
0.87
2008
VHDL-AMS modeling of a multi-standard phase locked loop.
0
0.34
2005
1