Name
Playground
About
FAQ
GitHub
Playground
Shortest Path Finder
Community Detector
Connected Papers
Author Trending
Tidjani Négadi
Claudia Calabrese
Minmin Lu
Jhonathan Pinzon
Giovanni Venturelli
Chen Ma
Maryhelen Stevenson
Radu Timofte
Kuanrui Yin
Yeonseon Jeong
Home
/
Author
/
GOPALKRISHNA NAYAK
Author Info
Open Visualization
Name
Affiliation
Papers
GOPALKRISHNA NAYAK
Texas Instruments Inc, Bangalore 560093, Karnataka, India
4
Collaborators
Citations
PageRank
12
5
1.64
Referers
Referees
References
15
60
11
Publications (4 rows)
Collaborators (12 rows)
Referers (15 rows)
Referees (60 rows)
Title
Citations
PageRank
Year
A 12.5Gbps Transmitter for Multi-standard SERDES in 40nm Low Leakage CMOS Process
1
0.43
2018
A 0.5-4GHz Programmable-Bandwidth Fractional-N PLL for Multi-protocol SERDES in 28nm CMOS
0
0.34
2016
Architectures and Circuit Techniques for Multi-Purpose Digital Phase Lock Loops.
3
0.47
2013
A 65nm CMOS, ring-oscillator based, high accuracy Digital Phase Lock Loop for USB2.0
1
0.40
2009
1