Tao Li - Citegraph

Author Info

Name	Affiliation	Papers
TAO LI	National University of Defense Technology, China	19
Collaborators	Citations	PageRank
48	38	7.33
Referers	Referees	References
96	268	98

Search Limit

100268

Publications (19 rows)

Collaborators (48 rows)

Referers (96 rows)

Referees (100 rows)

Title	Citations	PageRank	Year
MapEmbed: Perfect Hashing with High Load Factor and Fast Update	0	0.34	2021
CAMES: enabling centralized automotive embedded systems with time-sensitive network	0	0.34	2021
Update Latency Optimization of Packet Classification for SDN Switch on FPGA	0	0.34	2020
A Memory Optimized Architecture for Multi-Field Packet Classification (Brief Announcement).	0	0.34	2019
FAST: Enabling Fast Software/Hardware Prototype for Network Experimentation	0	0.34	2019
STRIDE: Single-Trip-time based Reliable Data Transport Protocol for the Reconfigurable Cloud	0	0.34	2019
A Heterogeneous Parallel Packet Processing Architecture for NFV Acceleration	0	0.34	2019
Demonstration of Path-Based Packet Batcher for Accelerating Vectorized Packet Processing	0	0.34	2018
FAS: Using FPGA to Accelerate and Secure SDN Software Switches.	0	0.34	2018
Demostration of Self-Described Buffer for Accelerating Packet Forwarding on Multi-core Servers	1	0.38	2014
Who is more reliable?: an evaluation method for distributed-memory aggregation in the internet	1	0.37	2012
Neighbor Gradient-based Multicast Routing for Service-Oriented Applications.	0	0.34	2012
Does one size fit all?: the impact of policy on multicast mechanism for future network	0	0.34	2011
Using NetMagic to observe fine-grained per-flow latency measurements	5	0.56	2011
Accelerating identification of custom instructions for extensible processors.	0	0.34	2011
Selecting profitable custom instructions for reconfigurable processors	6	0.50	2010
Fast enumeration of maximal valid subgraphs for custom-instruction identification	19	0.67	2009
Efficient Heuristic Algorithm for Rapid Custom-Instruction Selection	6	0.46	2009
DynaNP - A Coarse-grain Dataflow Network Processor Architecture with Dynamic Configurable Processing Path	0	0.34	2007

1