Name
Playground
About
FAQ
GitHub
Playground
Shortest Path Finder
Community Detector
Connected Papers
Author Trending
Bhupendra Singh
Marco Vannucci
Sam van Tienhoven
Silvia Scirpoli
Chenghu Cao
Xingwu Zheng
Songhua Li
Sebastian Magda
David MacDonald
Meng Jiang
Home
/
Author
/
JIA WANG
Author Info
Open Visualization
Name
Affiliation
Papers
JIA WANG
IIT, Elect & Comp Engn, Chicago, IL 60616 USA
25
Collaborators
Citations
PageRank
52
148
12.47
Referers
Referees
References
355
562
305
Search Limit
100
562
Publications (25 rows)
Collaborators (52 rows)
Referers (100 rows)
Referees (100 rows)
Title
Citations
PageRank
Year
Hardware Trojan Detection in Third-Party Digital Intellectual Property Cores by Multilevel Feature Analysis.
6
0.44
2018
Research on Cloud Computing Security Risk Assessment Based on Information Entropy and Markov Chain.
0
0.34
2018
Topology mapping of irregular parallel applications on torus-connected supercomputers.
2
0.37
2017
I/O-aware bandwidth allocation for petascale computing systems.
2
0.36
2016
Exploring Plan-Based Scheduling for Large-Scale Computing Systems
1
0.35
2016
Transient Noise Bounds using Vectorless Power Grid Verification
0
0.34
2015
FASTrust: Feature analysis for third-party IP trust verification
8
0.52
2015
I/O-Aware Batch Scheduling for Petascale Computing Systems
9
0.57
2015
Balancing job performance with system performance via locality-aware scheduling on torus-connected systems
2
0.38
2014
Securely outsourcing power grid simulation on cloud
0
0.34
2014
Large-Scale Energy Storage System Design and Optimization for Emerging Electric-Drive Vehicles
2
0.37
2013
Exploring adjacency in floorplanning
1
0.35
2009
An efficient incremental algorithm for min-area retiming
11
0.54
2008
Linear constraint graph for floorplan optimization with soft blocks
3
0.41
2008
Gate sizing by Lagrangian relaxation revisited
12
0.58
2007
Address generation for nanowire decoders
1
0.41
2007
Optimal Jumper Insertion for Antenna Avoidance Considering Antenna Charge Sharing
2
0.40
2007
Unified Incremental Physical-Level and High-Level Synthesis
18
0.81
2007
Processing Rate Optimization by Sequential System Floorplanning
2
0.38
2006
Optimal jumper insertion for antenna avoidance under ratio upper-bound
1
0.37
2006
TAPHS: thermal-aware unified physical-level and high-level synthesis
28
1.43
2006
Incremental exploration of the combined physical and behavioral design space
14
0.82
2005
Interconnect estimation without packing via ACG floorplans
3
0.41
2005
ACG-Adjacent Constraint Graph for General Floorplans
19
0.84
2004
Minimal period retiming under process variations
1
0.36
2004
1
