Name
Playground
About
FAQ
GitHub
Playground
Shortest Path Finder
Community Detector
Connected Papers
Author Trending
Tidjani Négadi
Niels van der Heijden
Andrea Cattaneo
Jhonathan Pinzon
Liangliang Shang
I. Bryskin
Giovanni Venturelli
Chen Ma
Jing-Sheng Wong
Radu Timofte
Home
/
Author
/
PANAYOTIS TSANAKAS
Author Info
Open Visualization
Name
Affiliation
Papers
PANAYOTIS TSANAKAS
Greek Res & Technol Network GRNET SA, Athens, Greece
28
Collaborators
Citations
PageRank
57
125
19.81
Referers
Referees
References
329
304
197
Search Limit
100
329
Publications (28 rows)
Collaborators (57 rows)
Referers (100 rows)
Referees (100 rows)
Title
Citations
PageRank
Year
Goneis.gr: Training Greek Parents on ICT and Safer Internet
1
0.48
2009
Evaluating a Greek National Action on Parents' Training on ICT and Internet Safety.
1
0.48
2009
Evaluating a Greek National Action on Students' Training on ICT and Programming Competences.
0
0.34
2009
DIANA-microT web server: elucidating microRNA functions through target prediction.
58
6.75
2009
Reducing the Communication Cost via Chain Pattern Scheduling
2
0.38
2005
Distance Measurement in Volunteer Computing Networks: A Completely Decentralized Approach
1
0.37
2004
Scheduling Nested Loops with the Least Number of Processors
1
0.35
2003
Precedence Constrained Scheduling: A Case in P
1
0.38
2001
Optimal Scheduling for UET/UET-UCT Generalized n-Dimensional Grid Task Graphs
11
0.66
1999
Behavioral synthesis of digital filters using attribute grammars
0
0.34
1998
A Digital Library Model for the Grey Literature of Academic Institutes
0
0.34
1998
A parallel parsing VLSI architecture for arbitrary context free grammars
1
0.38
1998
A Sensory Uncertainty Field Model For Unknown And Non-Stationary Mobile Robot Environments
4
0.71
1998
A Chart-like Parser for Context Sensitive Grammars
0
0.34
1998
Automatic Hardware Synthesis of Nested Loops Using UET Grids and VHDL
2
0.40
1997
Lower Time and Processor Bounds for Efficient Mapping of Uniform Dependence Algorithms into Systolic Arrays
7
0.55
1997
Mapping nested loops onto distributed memory multiprocessors
5
0.54
1997
Hardware compilation using attribute grammars
6
0.51
1997
Global Semaphores in a Parallel Programming Environment
0
0.34
1997
PPARDB/PVM: A Portable PVM Based Parallel Database Management System
1
0.37
1996
Enhancing PVM with Threads in Distributed Programming
0
0.34
1996
Extending Synchronization PVM Mechanisms
1
0.38
1996
Optimal Time And Efficient Space Free Scheduling For Nested Loops
11
0.94
1996
An experiment for truly parallel logic programming
0
0.34
1996
Qualitative Autonomous Navigation for Wheelchair Robots
2
1.42
1996
Using PVM to Implement PPARDB/PVM, a Portable Parallel Database Management System
0
0.34
1996
An attribute grammar approach to high-level automated hardware synthesis
8
0.63
1995
Systematic synthesis of parallel VLSI architectures from FP specifications and its application to scene matching
1
0.41
1992
1