Fengbin Tu - Citegraph

Author Info

Name	Affiliation	Papers
FENGBIN TU	Tsinghua University, Beijing, P.R. China	19
Collaborators	Citations	PageRank
48	71	8.62
Referers	Referees	References
293	243	71

Search Limit

100293

Publications (19 rows)

Collaborators (48 rows)

Referers (100 rows)

Referees (100 rows)

Title	Citations	PageRank	Year
H2Learn: High-Efficiency Learning Accelerator for High-Accuracy Spiking Neural Networks.	0	0.34	2022
A 28nm 29.2TFLOPS/W BF16 and 36.5TOPS/W INT8 Reconfigurable Digital CIM Processor with Unified FP/INT Pipeline and Bitwise In-Memory Booth Multiplication for Cloud Deep Learning Acceleration.	0	0.34	2022
A 28nm 15.59µJ/Token Full-Digital Bitline-Transpose CIM-Based Sparse Transformer Accelerator with Pipeline/Parallel Reconfigurable Modes.	0	0.34	2022
ADROIT: An Adaptive Dynamic Refresh Optimization Framework for DRAM Energy Saving In DNN Training	0	0.34	2021
Evolver: A Deep Learning Processor With On-Device Quantization–Voltage–Frequency Tuning	5	0.52	2021
Erratum to “Evolver: a Deep Learning Processor With On-Device Quantization-Voltage-Frequency Tuning”	0	0.34	2021
Stc: Significance-Aware Transform-Based Codec Framework For External Memory Access Reduction	0	0.34	2020
DUET: Boosting Deep Neural Network Efficiency on Dual-Module Architecture	1	0.35	2020
Reconfigurable Architecture for Neural Approximation in Multimedia Computing	1	0.37	2019
Towards Efficient Compact Network Training on Edge-Devices	0	0.34	2019
Parana: A Parallel Neural Architecture Considering Thermal Problem of 3D Stacked Memory.	0	0.34	2019
MoNA: Mobile Neural Architecture with Reconfigurable Parallel Dimensions	0	0.34	2019
A high throughput acceleration for hybrid neural networks with efficient resource management on FPGA	7	0.50	2019
GNA: Reconfigurable and Efficient Architecture for Generative Network Acceleration.	3	0.44	2018
A High Energy Efficient Reconfigurable Hybrid Neural Network Processor for Deep Learning Applications.	20	1.01	2018
RANA: Towards Efficient Neural Acceleration with Refresh-Optimized Embedded DRAM.	6	0.44	2018
Deep Convolutional Neural Network Architecture With Reconfigurable Computation Patterns.	27	1.25	2017
RNA: a reconfigurable architecture for hardware neural acceleration	0	0.34	2015
Neural Approximating Architecture Targeting Multiple Application Domains	1	0.35	2015

1