Name
Playground
About
FAQ
GitHub
Playground
Shortest Path Finder
Community Detector
Connected Papers
Author Trending
Claudia Calabrese
Felemban, E.
Lijuan Wang
Hao Mao
Dong-Joon Choi
Peter Malec
Giovanni Venturelli
Chen Ma
Radu Timofte
Kuanrui Yin
Home
/
Author
/
MINYI LU
Author Info
Open Visualization
Name
Affiliation
Papers
MINYI LU
National ASIC System Engineering Research Center, Southeast University, Nanjing, China
6
Collaborators
Citations
PageRank
21
2
2.06
Referers
Referees
References
11
60
13
Publications (6 rows)
Collaborators (21 rows)
Referers (11 rows)
Referees (60 rows)
Title
Citations
PageRank
Year
A Bi-Directional, Zero-Latency Adaptive Clocking Circuit in a 28-nm Wide AVFS System
0
0.34
2020
Machine Learning Assisted Side-Channel-Attack Countermeasure and Its Application on a 28-nm AES Circuit
2
0.37
2020
A Wide-Voltage-Range Transition-Detector With In-Situ Timing-Error Detection and Correction Based on Pulsed-Latch Design in 28 nm CMOS
0
0.34
2020
A Low-Overhead Timing Monitoring Technique for Variation-Tolerant Near-Threshold Digital Integrated Circuits.
0
0.34
2018
A 0.46V-1.1V Transition-Detector with In-Situ Timing-Error Detection and Correction Based on Pulsed-Latch Design in AES Accelerator
0
0.34
2018
An Improved Timing Error Prediction Monitor For Wide Adaptive Frequency Scaling
0
0.34
2017
1