Name
Playground
About
FAQ
GitHub
Playground
Shortest Path Finder
Community Detector
Connected Papers
Author Trending
Caterina La Cascia
Idoudi, R.
Cappel Henry
Daniel P. Kennedy
Roland Zumkeller
Maximilian Dürr
Dan Graur
Liangliang Shang
Chen Ma
Barbara Aquilani
Home
/
Author
/
MARK A. ANDERS
Author Info
Open Visualization
Name
Affiliation
Papers
MARK A. ANDERS
Intel Corp, Circuit Res Lab, Hillsboro, OR 97124 USA
8
Collaborators
Citations
PageRank
23
12
3.03
Referers
Referees
References
37
117
13
Search Limit
100
117
Publications (8 rows)
Collaborators (23 rows)
Referers (37 rows)
Referees (100 rows)
Title
Citations
PageRank
Year
An 8.3-to-18Gbps Reconfigurable SCA-Resistant/Dual-Core/Blind-Bulk AES Engine in Intel 4 CMOS.
0
0.34
2022
A 617-TOPS/W All-Digital Binary Neural Network Accelerator in 10-nm FinFET CMOS
0
0.34
2021
A Time-/Frequency-Domain Side-Channel Attack Resistant AES-128 and RSA-4K Crypto-Processor in 14-nm CMOS
2
0.36
2021
A 4900- $\mu$ m 839-Mb/s Side-Channel Attack- Resistant AES-128 in 14-nm CMOS With Heterogeneous Sboxes, Linear Masked MixColumns, and Dual-Rail Key Addition.
2
0.38
2020
25.9 Reconfigurable Transient Current-Mode Global Interconnect Circuits in 10nm CMOS for High-Performance Processors with Wide Voltage-Frequency Operating Range.
0
0.34
2020
An All-Digital Unified Physically Unclonable Function and True Random Number Generator Featuring Self-Calibrating Hierarchical Von Neumann Extraction in 14-nm Tri-gate CMOS
5
0.45
2019
14.4 A 21.5M-query-vectors/s 3.37nJ/vector reconfigurable k-nearest-neighbor accelerator with adaptive precision in 14nm tri-gate CMOS.
2
0.47
2016
A 300 Mv 494gops/W Reconfigurable Dual-Supply 4-Way Simd Vector Processing Accelerator In 45 Nm Cmos
1
0.36
2010
1