Name
Abstract | ||
|---|---|---|
Memory accesses contribute sunstantially to aggregate system delays. It is critical for designers to ensure that the memory subsystem is designed efficiently, and much work has been done on the exploitation of data re-use for algorithms that exhibit static memory access patterns in FPGAs. The proposed scheme enables the exploitation of data re-use for both static and non-static parallel memory access patterns through the use of a multi-port cache, where parameters can be determined at compile time and matched to the statistical properties of the application, and where sub-cache contentions are arbitrated with a semaphore-based system. A complete hardware implementation demonstrates that, for a motion vector estimation benchmark, the proposed caching scheme results in a cycle count reduction of 51% and execution time reduction of up to 24%, using a Xilinx XC2V6000 FPGA on a Celoxica RC300 board. Hardware resource usage and clock frequency penalties are analyzed while varying the number of ports and cache size. Consequently, it is demonstrated how the optimum cache size and number of ports may be established for a given datapath. |
Year | DOI | Venue |
|---|---|---|
2006 | 10.1007/11802839_29 | LECTURE NOTES IN COMPUTER SCIENCE |
Field | DocType | Volume |
Datapath,Semaphore,Cache,CPU cache,Computer science,Compile time,Parallel computing,Field-programmable gate array,Real-time computing,Static random-access memory,Auxiliary memory,Embedded system | Conference | 3985 |
ISSN | Citations | PageRank |
0302-9743 | 4 | 0.54 |
References | Authors | |
9 | 4 | |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Su-shin Ang | 1 | 61 | 5.29 |
| George A. Constantinides | 2 | 1391 | 160.26 |
| Peter Y. K. Cheung | 3 | 1720 | 208.45 |
| Wayne Luk | 4 | 3752 | 438.09 |