Name
Abstract | ||
|---|---|---|
We have evaluated the role of embedded dynamic random access memory (eDRAM) in the performance of programmable mediaprocessors, focusing on video/image computing. eDRAM’s contributions to improving the total system performance can be assessed by measuring the number of CPU stall cycles caused by the memory transactions. We decomposed the CPU stall cycles into three components: latency due to row access, latency due to the pipeline of memory transactions, and burst transfer time. We used a cycle-accurate cache and eDRAM model to measure the system performance in executing selected low-level video/image computing functions on a mediaprocessor core. We simulated various values for data bus width, page size, and row-access time of eDRAM, pipeline delay of a memory transaction, and data cache line size. While the wider data width of eDRAM does reduce the burst transfer time, the actual reduction in the total stall cycles when the width was expanded from 8 to 16 bytes was lower than expected, ranging from 6.2% to 18.9%. Instead, we found that the row-access latency and memory transaction pipeline delay represent the major portion of the CPU stall cycles. For example, in case of 32-byte wide data bus, they account for 85.3–95.1% of the memory busy time during which data cache misses are serviced. We show how to lower the CPU stall time further, e.g., using no-write-allocate data cache to reduce the total burst transfer time, efficient memory banking to reduce the number of eDRAM page misses, and various software/hardware methods to bring data to the cache before they are needed by the CPU. In particular, the regular memory access pattern in video/image computing allows several methods to enhance the memory performance in using eDRAM, e.g., enlarging the cache line size and data prefetching. This paper presents our methodology, experimental results, and findings, which would be useful to the design of highly integrated systems on a chip with eDRAM in the future. |
Year | DOI | Venue |
|---|---|---|
2003 | 10.1016/S1383-7621(03)00056-0 | Journal of Systems Architecture |
Keywords | Field | DocType |
Embedded DRAM,On-chip memory,Data cache,Latency,Mediaprocessors,Systems-on-a-chip | Uniform memory access,Cache,Computer science,CPU cache,Cache-only memory architecture,Real-time computing,Cache coloring,Computer hardware,Cache pollution,Parallel computing,eDRAM,Memory refresh,Embedded system | Journal |
Volume | Issue | ISSN |
49 | 7 | 1383-7621 |
Citations | PageRank | References |
0 | 0.34 | 8 |
Authors | ||
5 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Coskun Mermer | 1 | 7 | 3.02 |
| Donglok Kim | 2 | 52 | 7.36 |
| Stefan G. Berg | 3 | 10 | 1.64 |
| Robert Gove | 4 | 55 | 17.30 |
| Yongmin Kim | 5 | 912 | 122.36 |