Name
Abstract | ||
|---|---|---|
With the growing needs for advanced functionalities in modern embedded systems, it is now necessary to integrate multiple processors in the system, preferably on a single chip, to support the required computing complexity. The problem is that such multiprocessor system-on-chip (MPSoC) architecture is very complex and its internal behavior is very difficult to track. An effective tool for profiling the behavior of the MPSoC system is in great need. Such a tool is very useful during system design for exploiting various options and identifying potential bottlenecks. In this paper, we introduce the multiprocessor profiling architecture (MPPA) - a general framework for profiling MPSoC embedded systems. The MPPA framework entails the use of FPGA emulation for the target system, the embedding of performance counters for recording system events, and the development of OS drivers for collecting the profiled data. To demonstrate its use, we show the implementation of an MPSoC emulation system based on Leon3 cores following the MPPA framework. We also show how the MPPA framework and the emulator help the designers to identify performance problems and improve their MPSoC embedded system design. |
Year | DOI | Venue |
|---|---|---|
2009 | 10.1109/ICPADS.2009.118 | ICPADS |
Keywords | Field | DocType |
multiple processor integration,monitor,design,profiling mpsoc embedded system,target system,mpsoc,multiprocessor system-on-chip profiling architecture,microprocessor chips,fpga emulation,architecture,profiling,system-on-chip,system event,system design,general framework,mpsoc emulation system,mpsoc embedded system design,leon3 cores,multiprocessor,embedded systems,field programmable gate arrays,mppa framework,mpsoc architecture,mpsoc system,modern embedded system,computer architecture,radiation detectors,system on chip,embedded system,computational complexity,hardware,chip | Computer architecture,System on a chip,Computer science,Profiling (computer programming),Systems design,Field-programmable gate array,Multiprocessing,Real-time computing,Emulation,MPSoC,Multi-core processor,Embedded system | Conference |
ISSN | ISBN | Citations |
1521-9097 | 978-1-4244-5788-5 | 4 |
PageRank | References | Authors |
0.52 | 7 | 4 |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Po-Hui Chen | 1 | 4 | 0.52 |
| Chung-Ta King | 2 | 450 | 74.71 |
| Yuan-Ying Chang | 3 | 24 | 3.03 |
| Shau-Yin Tseng | 4 | 173 | 24.85 |