Name
Title | ||
|---|---|---|
A 2-Gb/s Intrapanel Interface for TFT-LCD With a VSYNC-Embedded Subpixel Clock and a Cascaded Deskew and Multiphase DLL |
Abstract | ||
|---|---|---|
A 2-Gb/s point-to-point intrapanel interface for thin-film-transistor liquid crystal display (TFT-LCD) is proposed by using only clock and data lines. Extra control lines are eliminated by sending the VSYNC code through the clock line at the start of the VBLANK time period and by sending the control commands through the data line at the end of the VBLANK time period. To reduce electromagnetic interference, the slew rate of the clock driver is reduced, and the frequency of clock signals is set to the subpixel (R/G/B) frequency (1/10 of the data rate). The clock line is cascaded between two adjacent receiver (RX) chips for a point-to-point interface. To generate an internal clock synchronized (deskewed) to the subpixel (R/G/B) boundary of incoming data at each RX, a single all-digital delay-locked loop (DLL) circuit is proposed to perform the combined operation of a DLL and a phase interpolator. This deskew operation is performed during the VBLANK period with periodic preamble data input (`1111100000'). At the RX, a multiphase DLL follows the deskew DLL to generate 20-phase clocks for data sampling. 2-Gb/s data are transmitted through a series connection of a 100-cm-long flat flexible cable and a 50-cm-long FR4 microstrip line with a bit error rate less than 1e-12. The image test was successfully performed with a 42-in full-high definition 120-Hz LCD panel at 1.5 Gbps. The area and power consumption of RX chip is 0.35 mm2 and 52.4 mW at 2 Gbps with a 0.18- μm complementary metal-oxide-semiconductor process and a 1.8-V supply. |
Year | DOI | Venue |
|---|---|---|
2011 | 10.1109/TCSII.2011.2164158 | IEEE Trans. on Circuits and Systems |
Keywords | Field | DocType |
cmos analogue integrated circuits,distance 100 cm,microstrip lines,bit rate 1.5 gbit/s,vblank time period,vsync-embedded subpixel clock,clock driver,bit error rate,cascaded deskew,deskew,point-to-point intrapanel interface,clock-aligned-to-data intrapanel (cadi),bit rate 2 gbit/s,vsync,flat flexible cable,thin-film-transistor lcd,lcd panel,complementary metal-oxide-semiconductor process,fr4 microstrip line,adjacent receiver chips,tft-lcd,intrapanel interface,vsync code,frequency 120 hz,voltage 1.8 v,power 52.4 mw,all-digital delay-locked loop,clocks,size 0.18 mum,data lines,electromagnetic interference,dll,distance 50 cm,phase interpolator,multiphase dll,liquid crystal displays,error statistics,point-to-point,delay lock loops,thin film transistors,thin-film-transistor,liquid crystal display,radiation detectors,edge detection,thin film transistor,transmission line,point to point,radiation detector | Electromagnetic interference,Clock domain crossing,Electronic engineering,Chip,Series and parallel circuits,Vsync,Subpixel rendering,Slew rate,Mathematics,Bit error rate | Journal |
Volume | Issue | ISSN |
58 | 10 | 1549-7747 |
Citations | PageRank | References |
2 | 0.45 | 4 |
Authors | ||
10 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Hyung-Joon Chi | 1 | 37 | 5.51 |
| Young-ho Choi | 2 | 104 | 9.22 |
| Soo-Min Lee | 3 | 148 | 12.00 |
| Jae-yoon Sim | 4 | 508 | 83.58 |
| Hong-june Park | 5 | 465 | 72.93 |
| Jong-Jin Lim | 6 | 2 | 0.79 |
| Pilsung Kang | 7 | 339 | 28.22 |
| Bu-Yeol Lee | 8 | 2 | 0.45 |
| Jin-Cheol Hong | 9 | 13 | 1.47 |
| Hee-Sub Lee | 10 | 13 | 3.18 |