Title
System level multi-bank main memory configuration for energy reduction
Abstract
The main memory is one of the most energy-consuming components in several embedded system. In order to minimize this memory consumption, an architectural solution is recently adopted. It consists of multi-banking the addressing space instead of monolithic memory. The main advantage in this approach is the capability of setting individually banks in low power modes when they are not accessed, such that only the accessed bank is maintained in active mode. In this paper we investigate how this power management capability built into modern DRAM devices can be handled for real-time and multitasking applications. We aim to find, at system level design, both an efficient allocation of application's tasks to memory banks, and the memory configuration that lessen the energy consumption: number of banks and the size of each bank. Results show the effectiveness of this approach and the large energy savings.
Year
DOI
Venue
2006
10.1007/11847083_9
PATMOS
Keywords
Field
DocType
main memory configuration,energy consumption,system level multi-bank,large energy saving,monolithic memory,memory configuration,accessed bank,low power mode,memory bank,energy reduction,memory consumption,main memory,embedded system,system level design
Registered memory,Memory bank,Interleaved memory,Extended memory,Shared memory,Computer science,Electronic engineering,Memory management,Flat memory model,Memory architecture,Embedded system
Conference
Volume
ISSN
ISBN
4148
0302-9743
3-540-39094-4
Citations 
PageRank 
References 
2
0.37
10
Authors
3
Name
Order
Citations
PageRank
Hanene Ben Fradj1123.46
Cécile Belleudy28412.98
Michel Auguin323835.10