Name
Abstract | ||
|---|---|---|
Most of scientists except computer scientists do not want to make efforts for performance tuning with rewriting their MPI applications. In addition, the number of processing elements which can be used by them is increasing year by year. On large-scale parallel systems, the number of accumulated messages on a message buffer tends to increase in some of their applications. Since searching message queue in MPI is time-consuming, system side scalable acceleration is needed for those systems. In this paper, a support function named LHS (Limited-length Head Separation) is proposed. Its performance in searching message buffer and hardware cost are evaluated. LHS accelerates searching message buffer by means of switching location to store limited-length heads of messages. It uses the effects such as increasing hit rate of cache on host with partial off-loading to hardware. Searching speed of message buffer when the order of message reception is different from the receiver's expectation is accelerated 14.3 times with LHS on FPGA-based network interface card (NIC) named DIMMnet-2. This absolute performance is 38.5 times higher than that of IBM BlueGene/P although the frequency is 8.5times slower than BlueGene/P. Hardware cost of LHS is significantly lower than that of ALPU, which is a hardware accelerator for searching message buffer. LHS has higher scalability than ALPU in the performance per frequency. Therefore, LHS is more suitable for larger parallel systems. |
Year | DOI | Venue |
|---|---|---|
2009 | 10.1109/ICPADS.2009.140 | ICPADS |
Keywords | Field | DocType |
field programmable gate arrays,message passing,parallel processing,DIMMnet-2 interface card,field programmable gate array,limited-length head separation function,message passing interface,message queue processing,network interface architecture,network interface card,parallel systems,Architecture,MPI,NIC,PC cluster,scalability | Cache,Computer science,Computer network,Real-time computing,Message queue,Performance tuning,Message passing,Network interface,Distributed computing,Parallel computing,Hardware acceleration,Network interface controller,Scalability | Conference |
Citations | PageRank | References |
3 | 0.41 | 7 |
Authors | ||
4 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Noboru Tanabe | 1 | 79 | 14.28 |
| atsushi ohta | 2 | 66 | 15.31 |
| Pulung Waskito | 3 | 3 | 1.42 |
| Hironori Nakajo | 4 | 69 | 20.66 |