Title
Secure Design Flow for Asynchronous Multi-valued Logic Circuits
Abstract
The purpose of secure devices such as smartcards is to protect secret information against software and hardware attacks. Implementation of the appropriate protection techniques often implies non-standard methods that are not supported by the conventional design tools. In the recent decade the designers of secure devices have been working hard on customising the workflow. The presented research aims to collect the up-to-date experiences in this area and create a generic approach to the secure design flow that can be used as guidance by engineers. In the presented paper the emphasis is put on multi-valued logic synthesis and asynchronous system design. The proposed flow employs the tool based on higher radix and mixed radix Reed-Muller expansions, power-balanced logic component libraries and TiDE design environment. The challenge of the research here is interfacing between different EDA tools and technologies. An example is also presented and described from the view of the system designer.
Year
DOI
Venue
2010
10.1109/ISMVL.2010.56
ISMVL
Keywords
Field
DocType
Reed-Muller,asynchronous design,design flow
Logic synthesis,Asynchronous communication,Logic gate,Asynchronous system,Computer science,Interfacing,Design flow,Electronic engineering,Electronic design automation,Mixed radix
Conference
ISSN
Citations 
PageRank 
0195-623X
0
0.34
References 
Authors
15
3
Name
Order
Citations
PageRank
Ashur Rafiev1508.67
Julian P. Murphy242.87
Alex Yakovlev351664.23