Paper Info
Title
DSL programmable engine for high frequency trading acceleration.
Abstract
In High Frequency Trading systems, a large number of orders needs to be processed with minimal latency at very high data rates. We propose an FPGA based accelerator for High Frequency Trading that is able to decrease latency by an order of magnitude and increase the data rate by the same rate compared to software based CPU approaches. In particular, we focus on the acceleration of FAST, the most commonly used protocol for distributing pricing information of stock and options over the network. As FPGAs are hard to program, we present a novel Domain Specific Language that enables our engine to be programmed via software. The code is compiled by our own compiler into binary microcode that is then executed on a microcode engine. In this paper we provide detailed insights into our hardware structure and the optimizations we applied to increase the data rate and the overall processing performance.
Year
DOI
Venue
2011
10.1145/2088256.2088268
WHPCF@SC
Keywords
Field
DocType
high frequency trading acceleration,high data rate,microcode engine,high frequency trading,specific language,binary microcode,detailed insight,dsl programmable engine,high frequency trading system,cpu approach,data rate,minimal latency,stock,domain specific language,decoder,fpga,fast,low latency,high throughput,high frequency,dsl
Microcode,High-frequency trading,Computer science,Digital subscriber line,Parallel computing,Field-programmable gate array,Compiler,Real-time computing,Software,Acceleration,Latency (engineering),Embedded system
Conference
Citations 
PageRank 
References 
1
0.37
6
Authors
3
Name
Order
Citations
PageRank
Heiner Litz17410.31
Christian Leber2252.19
Benjamin Geib3181.92