Name
Abstract | ||
|---|---|---|
The configurable microprocessor array for DSP applications is proposed, in which each cell is the microprocessor with RISC architecture, represented as a soft IP-core. This IP-core is generated automatically by the special soft-core generator, which is based on the approach to optimization of a microprocessor architecture for its further implementation in FPGA devices. Soft-core generator analyzes the executing program of each microprocessor of the array and eliminates all unused units from the resulting VHDL-model of the microprocessor. Therefore, hardware volume of each cell of this array is minimized, and is adapted to the used instruction subset. The soft-core generator provides both high throughput and minimized hardware volume with speedups the design process. It was probed in design the microprocessor array for solving the linear equation system with Toeplitz matrices. |
Year | DOI | Venue |
|---|---|---|
2003 | 10.1007/978-3-540-24669-5_5 | Lecture Notes in Computer Science |
Keywords | Field | DocType |
linear equations,design process,high throughput | Digital signal processing,Computer science,Processor array,Parallel computing,Microprocessor,Field-programmable gate array,In-target probe,Reduced instruction set computing,Engineering design process,Throughput,Embedded system | Conference |
Volume | ISSN | Citations |
3019 | 0302-9743 | 1 |
PageRank | References | Authors |
0.44 | 4 | 3 |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Oleg Maslennikow | 1 | 17 | 3.66 |
| Juri Shevtshenko | 2 | 3 | 0.90 |
| Anatoli Sergyienko | 3 | 27 | 3.64 |