Title | ||
---|---|---|
Iterative receiver employing phase noise compensation and channel estimation for millimeter-wave OFDM systems |
Abstract | ||
---|---|---|
This paper proposes an iterative OFDM millimeter-wave receiver employing low-complexity decision-directed phase noise compensation (DD-PNC) to alleviate degradation due to the phase noise. High bit-rate OFDM transceivers based on the single-chip Si RF-CMOS IC technology in the 60-GHz millimeter-wave band have been extensively studied for wireless personal area network (WPAN) systems, and the relatively large phase noise in the phase locked loop (PLL) synthesizer severely degrades transmission performance. The proposed OFDM receiver iterates DD-PNC and decision-directed channel estimation (DDCE) by exploiting the output of the channel decoder. DDPNC estimates the phase noise each sampling time by using the decoder output, and then it removes the estimate from a time-domain received signal. In addition, DDCE estimates a channel impulse response by using the compensated received signal. Computer simulations demonstrate that in the 64QAM modulation with the coding rate of 3/4, the proposed receiver with DD-PNC and DDCE can perfectly remove the phase noise of -85 dBc/Hz at 1 MHz offset, and that it can alleviate the degradation of the channel estimation due to the phase noise. |
Year | DOI | Venue |
---|---|---|
2009 | 10.1109/JSAC.2009.091006 | IEEE Journal on Selected Areas in Communications |
Keywords | Field | DocType |
iterative receiver,large phase noise,proposed receiver,channel decoder,iterative ofdm millimeter-wave receiver,phase noise,low-complexity decision-directed phase noise,decision-directed channel estimation,phase noise compensation,millimeter-wave ofdm system,proposed ofdm receiver,channel estimation,channel impulse response,mimic,channel coding,degradation,cmos integrated circuits,ofdm modulation,millimeter wave,iterative methods,decoding,computer simulation,radio receivers,ofdm,transceivers,quadrature amplitude modulation,phase lock loop,chip,phase locked loops,time domain | Phase-locked loop,Quadrature amplitude modulation,Telecommunications,Computer science,Phase noise,Communication channel,Modulation,Real-time computing,Electronic engineering,dBc,Decoding methods,Orthogonal frequency-division multiplexing | Journal |
Volume | Issue | ISSN |
27 | 8 | 0733-8716 |
Citations | PageRank | References |
15 | 1.21 | 9 |
Authors | ||
4 |
Name | Order | Citations | PageRank |
---|---|---|---|
Satoshi Suyama | 1 | 192 | 31.05 |
Hiroshi Suzuki | 2 | 162 | 26.01 |
Kazuhiko Fukawa | 3 | 212 | 39.25 |
Jungo Izumi | 4 | 15 | 1.21 |