Name
Abstract | ||
|---|---|---|
The CSYN Verilog compiler was written by Dr Greaves in early 1994 as a vehicle for research in logic synthesis algorithms and to support experimental extensions to the Verilog language to test high-level specification techniques. A basic version of CSYN is in use at a number of local companies for industrial PPGA design. This paper describes CSYN and its use with Xilinx devices for teaching. To extend this work, we are defining formal semantics for Verilog, both for simulation and compilation into hardware. This paper reports the performance of CSIM, an X-windows Verilog simulator based on the formal simulation semantics and expresses the desire for a general purpose semantics for Verilog, which can help prove the equivalance of different implementations of a module. |
Year | DOI | Venue |
|---|---|---|
1995 | 10.1007/3-540-60294-1_113 | FPL |
Keywords | Field | DocType |
csyn verilog compiler,logic synthesis,formal semantics | Logic synthesis,Operational semantics,Programming language,Functional compiler,Computer science,Parallel computing,Compiler correctness,Compiler,Compiler construction,Verilog,Formal verification | Conference |
ISBN | Citations | PageRank |
3-540-60294-1 | 0 | 0.34 |
References | Authors | |
3 | 1 | |
Name | Order | Citations | PageRank |
|---|---|---|---|
| David J. Greaves | 1 | 124 | 30.48 |