Name
Abstract | ||
|---|---|---|
The results of a numerical and experimental study aimed at increasing the holding on-state voltage of a low-voltage triggered silicon controlled rectifier are presented. Using TCAD numerical simulations two solutions are presented that are based on emitter injection control by the modification of the emitter–drain area ratio and by the addition of internal diodes in the emitter line. Experimental data generated in a 0.18 μm CMOS technology demonstrate the effectiveness of the new low-voltage triggered silicon controlled rectifier (LVTSCR) structures and validates the simulation results. It has been demonstrated that for the LVTSCR structures with high holding voltage the electrostatic discharge efficiency is 3–5 times higher than that of a conventional grounded gate snapback NMOS and simultaneously has 50% lower RF load capacitance. |
Year | DOI | Venue |
|---|---|---|
2003 | 10.1016/S0026-2714(02)00125-7 | Microelectronics Reliability |
Keywords | Field | DocType |
electrostatic discharge,silicon controlled rectifier,numerical simulation,low voltage | BiCMOS,Capacitance,NMOS logic,Electrostatic discharge,Common emitter,Diode,CMOS,Snapback,Electronic engineering,Engineering,Electrical engineering | Journal |
Volume | Issue | ISSN |
43 | 1 | 0026-2714 |
Citations | PageRank | References |
0 | 0.34 | 1 |
Authors | ||
4 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| V.A. Vashchenko | 1 | 5 | 3.15 |
| A. Concannon | 2 | 0 | 0.34 |
| M. ter Beek | 3 | 3 | 1.88 |
| P. Hopper | 4 | 4 | 3.01 |