Abstract | ||
---|---|---|
Many wideband circuits use interleaving to extend bandwidth leaving them with a cyclically time-variant output. This paper describes a technique for characterization of these types of circuits based on Least-Squares Estimation of the time-varying response of circuits. Applying the methodology to a 90-nm, 12-GS/s 8-bit digitally-equalized DAC, shows significant timing varying behavior. Furthermore, using the data obtained from characterization to construct linear time-variant compensation improves the DAC signal-to-distortion ratio by at least 6 dB. |
Year | DOI | Venue |
---|---|---|
2007 | 10.1109/CICC.2007.4405778 | PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE |
Keywords | Field | DocType |
linear time | Wideband,Computer science,Electronic engineering,Bandwidth (signal processing),Electronic circuit,Interleaving | Conference |
Citations | PageRank | References |
1 | 0.44 | 4 |
Authors | ||
4 |
Name | Order | Citations | PageRank |
---|---|---|---|
Amir Amirkhany | 1 | 63 | 12.75 |
Aliazam Abbasfar | 2 | 173 | 25.09 |
Jafar Savoj | 3 | 154 | 27.84 |
Mark Horowitz | 4 | 6374 | 1543.34 |