Name
Abstract | ||
|---|---|---|
This work presents a new method for verifying optimized register-transfer-level implementations of pipelined circuits. We combine the robust, yet limited, capabilities of combinational equivalence verification with the modular and composable verification strategy of completion functions. We have applied this technique to a 32-bit OpenRISC processor and a Sobel edge-detector circuit. Each case study required less than fifteen verification obligations and each obligation could be checked in less than one minute. We believe that our approach will be applicable to a large class of pipelines with in-order execution. |
Year | DOI | Venue |
|---|---|---|
2004 | 10.1007/978-3-540-30494-4_8 | Lecture Notes in Computer Science |
Keywords | DocType | Volume |
register transfer level | Conference | 3312 |
ISSN | Citations | PageRank |
0302-9743 | 4 | 0.51 |
References | Authors | |
4 | 4 | |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Mark D. Aagaard | 1 | 119 | 8.91 |
| Vlad C. Ciubotariu | 2 | 4 | 0.51 |
| Jason T. Higgins | 3 | 9 | 0.99 |
| Farzad Khalvati | 4 | 81 | 12.74 |