Title
Something old and something new: P-states can borrow microarchitecture techniques too
Abstract
The limited utility of voltage scaling in nano-scale technologies has led high-performance processors to rely increasingly on frequency scaling for power management. However, frequency scaling provides only a linear dynamic power reduction. In this paper, we make a case for dynamically disabling performance optimizations, leveraging previously proposed low-power techniques, for more efficient power-performance trade-offs. By carefully selecting which optimizations to turn off, our lowest P-state consumes less than half the power achieved by frequency scaling, on average, for comparable performance. For all workloads, our approach performs as well or better than DVFS, demonstrating the effectiveness of our approach.
Year
DOI
Venue
2012
10.1145/2333660.2333748
ISLPED
Keywords
Field
DocType
dynamically disabling performance optimizations,power management,frequency scaling,low-power technique,linear dynamic power reduction,voltage scaling,microarchitecture technique,high-performance processor,comparable performance,limited utility,efficient power-performance trade-offs
Power management,Computer science,Voltage,Electronic engineering,Real-time computing,Turn off,Dynamic demand,Power gating,Frequency scaling,Scaling,Microarchitecture
Conference
Citations 
PageRank 
References 
4
0.41
18
Authors
4
Name
Order
Citations
PageRank
Yasuko Eckert1334.60
Srilatha Manne264573.91
Michael J. Schulte3101587.86
David A. Wood46058617.11