Name
Abstract | ||
|---|---|---|
Soft errors caused by cosmic particles and radiation emitted by the packaging are an important problem in contemporary micropro-cessors. Parity bits are used to detect single bit errors that occur in the storage components. In order to implement parity logic, multiple levels of XOR gates are used and these XOR trees are known to have high delay. Many produced and consumed values inside a processor hold consecutive zeros and ones in their upper order bits. These values can be represented with less number of bits and hence are termed narrow. In this paper we propose a parity generator circuit design that is capable of generating the parity if the input value is narrow. We show that parity can be generated faster than a regular XOR tree implementation using our design for the values that can be represented using fewer bits. |
Year | DOI | Venue |
|---|---|---|
2009 | 10.1145/1531542.1531570 | ACM Great Lakes Symposium on VLSI |
Keywords | Field | DocType |
parity generation latency,cosmic particle,consecutive zero,parity bit,upper order bit,parity generator circuit design,contemporary micropro-cessors,regular xor tree implementation,xor gate,parity logic,xor tree,input value aware circuit,soft error,circuit design,error correction code | Multidimensional parity-check code,Parity bit,Computer science,Latency (engineering),Algorithm,Circuit design,XOR gate,Electronic engineering,Electronic circuit,Parity (mathematics),Bit error rate | Conference |
Citations | PageRank | References |
2 | 0.38 | 7 |
Authors | ||
3 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Yusuf Osmanlioglu | 1 | 23 | 4.84 |
| Yusuf Onur Koçberber | 2 | 13 | 1.55 |
| Oguz Ergin | 3 | 424 | 25.84 |