Name
Abstract | ||
|---|---|---|
SystemC has become a very popular standardized language for the modeling of System-On-Chip (SoC) devices. However, due to the ever increasing complexity of SoC designs, the ever longer simulation times affect SoC exploration potential and time-to-market. In order to reduce these times, we have developed a parallel SystemC kernel. Because the SystemC semantics require a high level of synchronization which can dramatically affect the performance gains, we investigate in this paper some ways to reduce the synchronization overheads. We validate then our approaches against an academic design model and a real, industrial application. |
Year | DOI | Venue |
|---|---|---|
2008 | 10.1109/ISPA.2008.124 | ISPA |
Keywords | Field | DocType |
parallel systemc kernel,academic design model,soc exploration potential,synchronization overhead,industrial application,relaxing synchronization,popular standardized language,systemc semantics,performance gain,high level,soc design,synchronization,algorithm design and analysis,parallel,integrated circuit design,computational modeling,system on a chip,system on chip,kernel,synchronisation,simulation | Kernel (linear algebra),Synchronization,Algorithm design,System on a chip,Computer science,Parallel computing,Real-time computing,SystemC,Integrated circuit design,Software,Semantics | Conference |
Citations | PageRank | References |
22 | 1.32 | 6 |
Authors | ||
5 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Philippe Combes | 1 | 72 | 4.55 |
| Eddy Caron | 2 | 859 | 66.80 |
| Frédéric Desprez | 3 | 680 | 42.97 |
| Bastien Chopard | 4 | 503 | 102.87 |
| Julien Zory | 5 | 49 | 4.13 |