Name
Abstract | ||
|---|---|---|
Feature sizes of less than 90 nm and clock frequencies higher than 3 GHz calls for fundamental changes in driver-load models. New driver-load models must consider the process variation impact of the manufacturing procedure, the nonlinear behavior of the drivers, the inductance effects of the loads, and the slew rates of the output waveforms. The present deterministic driver-load models use the conventional deterministic driver-delay model with a single Ceff (one ramp) approach. Neither the statistical property of the driver nor the inductance effects of the interconnect are taken into consideration. Therefore, the accuracy of existing models is questionable. This paper introduces a new driver-load model that predicts the driver-delay changes in the presence of process variations and represents the interconnect load as a distributed resistance, inductance and capacitance (RLC) network. The employed orthogonal polynomial-based probabilistic collocation method (PCM) constructs a driver-delay analytical equation from the circuit's output response. The obtained analytical equation is used to evaluate the driver output delay distribution. In addition, the load is modeled as a two-effective-capacitance in order to capture the nonlinear behavior of the driver. The lossy transmission line approach accounts for the impact of the inductance when modeling the driving-point interconnect load. The new model shows improvements of 9% in the average delay error and 2.2% in the slew rate error over the simulation program with integrated circuit emphasis (SPICE) and the one ramp modeling approaches. Compared with the Monte Carlo method, the proposed model demonstrates a less than 3% error in the expected gate delay value and a less 5% error in the gate delay variance |
Year | DOI | Venue |
|---|---|---|
2006 | 10.1109/TCAD.2005.862739 | IEEE Trans. on CAD of Integrated Circuits and Systems |
Keywords | DocType | Volume |
Driver Load,Process Variations,gate delay variance,driver output delay distribution,new model,driver-load model,expected gate delay value,nonlinear behavior,average delay error,conventional deterministic driver-delay model,new driver-load model,inductance effect | Journal | 25 |
Issue | ISSN | Citations |
10 | 0278-0070 | 2 |
PageRank | References | Authors |
0.50 | 29 | 5 |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Jie Jin Wang | 1 | 104 | 9.56 |
| Jun Li | 2 | 5 | 2.37 |
| S. Yanamanamanda | 3 | 2 | 0.50 |
| L. K. Vakati | 4 | 2 | 0.50 |
| K. K. Muchherla | 5 | 2 | 0.50 |