Paper Info
Title
VLSI architecture for lossless compression of medical images using the discrete wavelet transform
Abstract
This paper presents a VLSI Architecture to implement the forward and inverse 2-D Discrete Wavelet Transform (FDWT/IDWT), to compress medical images for storage and retrieval. Lossless compression is usually required in the medical image field. The word length required for lossless compression makes too expensive the area cost of the architectures that appear in the literature. Thus, there is a clear need for designing an architecture to implement the lossless compression of medical images using DWT. The datapath word-length has been selected to ensure the lossless accuracy criteria leading a high speed implementation with small chip area. The result is a pipelined architecture that supports single chip implementation in VLSI technology. The architecture has been simulated in VHDL and has a hardware utilization efficiency greater than 99%. It can compute the FDWT/IDWT at a rate of 3.5 512'512 12 bit images/s corresponding to a clock speed of 33MHz.
Year
DOI
Venue
1998
10.1109/DATE.1998.655857
DATE
Keywords
Field
DocType
pipelined architecture,lossless compression,vlsi architecture,area cost,discrete wavelet,medical image field,medical image,lossless accuracy criterion,clock speed,vlsi technology,compress medical image,computer architecture,chip,discrete wavelet transform,vhdl,vlsi,hardware description languages,wavelet transforms,image retrieval,data compression,very large scale integration,computational modeling,medical simulation,dwt,biomedical imaging
Datapath,Lossy compression,Computer science,Parallel computing,Electronic engineering,Discrete wavelet transform,Data compression,Computer hardware,Very-large-scale integration,Clock rate,Wavelet transform,Lossless compression
Conference
ISBN
Citations 
PageRank 
0-8186-8359-7
3
0.47
References 
Authors
10
5
Name
Order
Citations
PageRank
I. Urriza1266.92
J. I. Artigas2608.11
J I García340.87
L. A. Barragan46013.46
D. Navarro53010.13