Name
Title | ||
|---|---|---|
Data And Edge Decision Feedback Equalizer With > 1.0-Ui Timing Margin For Both Data And Edge Samples |
Abstract | ||
|---|---|---|
A 3-Gbps decision feedback equalizer (DFE) compensating for data and edge inter-symbol interference (ISI) is presented. A speculative architecture is employed to relieve the timing burden on the feedback signal for the DFE wherein the ISI of edge sample is compensated by speculating the DFE based on two-UI earlier data sample. Thereby, the timing margins of the DFE for data and edge ISI compensation are ensured to be larger than 1.0-UI. The proposed DFE has been implemented in a 0.13-mu m CMOS technology together with a clock and data recovery (CDR) circuit. The DFE and CDR circuits occupy 0.28-mm(2) active area and the DFE consumes 18-mW from a 1.2-V supply. The RMS jitter of the recovered clock is improved from 15.6-ps to 11.9-ps by the proposed edge ISI compensating DFE. |
Year | DOI | Venue |
|---|---|---|
2014 | 10.1587/elex.11.20140274 | IEICE ELECTRONICS EXPRESS |
Keywords | Field | DocType |
DFE (decision feedback equalizer), speculative DFE, inter-symbol interference (ISI), clock and data recovery (CDR), CMOS | Equalizer,Timing margin,Computer science,Adaptive equalizer,Electronic engineering,CMOS | Journal |
Volume | Issue | ISSN |
11 | 10 | 1349-2543 |
Citations | PageRank | References |
0 | 0.34 | 5 |
Authors | ||
2 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Chang-Hyun Bae | 1 | 1 | 1.05 |
| Changsik Yoo | 2 | 116 | 34.39 |