Name
Abstract | ||
|---|---|---|
A phase-locked loop (PLL) with self-calibrated charge pumps (CPs) has been fabricated in a 3-mu m low-temperature polysilicon thin-film transistor (LTPS-TFT) technology. A voltage scaler and self-calibrated CPs are used to reduce the static phase error, reference spur, and jitter of an LTPS-TFT PLL. This PLL operates from 5.6 to 10.5 MHz at a supply of 8.4 V. Its area is 18.9 mm(2), and it consumes 7.81 mW at 10.5 MHz. The measured static phase error without and with calibration is 80 and 6.56 ns, respectively, at 10.5 MHz. The measured peak-to-peak jitter without and with calibration is 3.573 and 2.834 ns, respectively. The measured reference spur is -26.04 and -30.2 dBc without and with calibration, respectively. The measured maximal locked time is 1.75 ms. |
Year | DOI | Venue |
|---|---|---|
2009 | 10.1109/TCSII.2008.2011607 | IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS |
Keywords | Field | DocType |
Calibration, charge pump (CP), low-temperature polysilicon thin-film transistor (LTPS-TFT), phase-locked loop (PLL) | Phase-locked loop,Voltage,Electronic engineering,CMOS,dBc,Jitter,Electronic circuit,Transistor,Mathematics,Calibration | Journal |
Volume | Issue | ISSN |
56 | 2 | 1549-7747 |
Citations | PageRank | References |
1 | 0.35 | 3 |
Authors | ||
6 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Wei-Ming Lin | 1 | 1 | 1.70 |
| Shen-Iuan Liu | 2 | 1378 | 200.41 |
| Chun-hung Kuo | 3 | 6 | 3.55 |
| Chun-Huai Li | 4 | 2 | 1.46 |
| Yao-Jen Hsieh | 5 | 2 | 1.46 |
| Chun-Ting Liu | 6 | 4 | 2.19 |