Name
Abstract | ||
|---|---|---|
Even in embedded processors, the accuracy in a branch prediction significantly affects the performance. In designing a branch predictor, in addition to accuracy, microarchitects should consider area, delay and power consumption. We propose two techniques to reduce the power consumption; these techniques do not requires any additional storage arrays, do not incur additional delay (except just one MUX delay) and never deteriorate accuracy. One is to look up two predictions at a time by increasing the width (decreasing the depth) of the PHT (Prediction History Table). The other is to reduce unnecessary accesses to the BTB (Branch Target Buffer) by accessing the PHT in advance. Analysis results with Samsung Memory Compiler show that the proposed techniques reduce the power consumption of the branch predictor by 15-52%. |
Year | Venue | Keywords |
|---|---|---|
2004 | IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS | microarchitecture, branch predictor, global predictor, gshare, low-power design |
Field | DocType | Volume |
Computer science,Parallel computing,Branch predictor,Microarchitecture | Journal | E87D |
Issue | ISSN | Citations |
9 | 1745-1361 | 0 |
PageRank | References | Authors |
0.34 | 0 | 3 |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Sung Woo Chung | 1 | 363 | 34.87 |
| Gi Ho Park | 2 | 2 | 0.88 |
| Sungbae Park | 3 | 49 | 10.97 |