Name
Abstract | ||
|---|---|---|
Associated with the ever growing integration scale of VLSI technologies is the increase in process variability, which makes silicon devices to become less predictable. In the context of network-on-chip (NoC), this variability affects the maximum frequency that could be sustained by each wire of the link that interconnects two cores in a CMP system. Reducing the clock frequency so that all wires can properly work is a trivial solution but, as variability increases, this approach causes an unacceptable performance penalty. In this paper, we propose a new technique to deal with the effects of variability on the links of the NoC that interconnects cores in a CMP system. This technique, called Phit Reduction (PR), retrieves most of the bandwidth still available in links containing wires that are not able to operate at the designed operating frequency. More precisely, our mechanism discards these slow wires and uses all the wires that can work at the design frequency. Two implementations are presented: Local Phit Reduction (LPR), oriented to fabrication processes with very high variability, which requires more hardware but provides higher performance; and Global Phit Reduction (GPR), that requires less additional hardware but is not able to extract all the available bandwidth. The performance evaluation presented in the paper confirms that LPR obtains good results both for low and high variability scenarios. Moreover, in most of our experiments LPR practically achieves the same performance than the ideal network. On the other hand, GPR is appropriate for systems where whithin-die variations are expected to be low. |
Year | DOI | Venue |
|---|---|---|
2009 | 10.1109/IPDPS.2009.5161048 | IPDPS |
Keywords | Field | DocType |
new mechanism,silicon device,integration scale,maximum frequency,cmp system,noc link,vlsi technology,process variability,fabrication,ground penetrating radar,bandwidth,network on a chip,network on chip,hardware,transistors,vlsi,throughput,very large scale integration,probability density function,frequency,clock frequency | Operating frequency,Computer science,Work in process,Network on a chip,Bandwidth (signal processing),Throughput,Process variability,Very-large-scale integration,Clock rate,Distributed computing | Conference |
ISSN | ISBN | Citations |
1530-2075 E-ISBN : 978-1-4244-3750-4 | 978-1-4244-3750-4 | 9 |
PageRank | References | Authors |
0.52 | 10 | 4 |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Carles HernáNdez | 1 | 176 | 26.56 |
| Federico Silla | 2 | 576 | 56.77 |
| Vicente Santonja | 3 | 168 | 18.21 |
| Jose Duato | 4 | 893 | 54.65 |