Name
Abstract | ||
|---|---|---|
A multimedia system-on-a-chip (SoC) usually contains one or more programmable digital signal processors (DSP) to accelerate data-intensive computations. But most of these DSP cores are designed originally for standalone applications, and they must have some overlapped (and redundant) components with the host microprocessor. This paper presents a compact DSP for multi-core systems, which is fully programmable and has been optimized to execute a set of signal processing kernels very efficiently. The DSP core was designed concurrently with its automatic software generator based on high-level synthesis. Moreover, it performs lightweight arithmetic--the static floating-point (SFP), which approximates the quality of floating-point (FP) operations with the hardware similar to that of the integer arithmetic. In our simulations, the compact DSP and its auto-generated software can achieve 3X performance (estimated in cycles) of those DSP cores in the dual-core baseband processors with similar computing resources. Besides, the 16-bit SFP has above 40 dB signal to round-off noise ratio over the IEEE single-precision FP, and it even outperforms the hand-optimized programs based on the 32-bit integer arithmetic. The 24-bit SFP has above 64 dB quality, of which the maximum precision is identical to that of the single-precision FP. Finally, the DSP core has been implemented and fabricated in the UMC 0.18µm 1P6M CMOS technology. It can operate at 314.5 MHz while consuming 52mW average power. The core size is only 1.5 mm脳1.5 mm including the 16 KB on-chip memory and the AMBA AHB interface. |
Year | DOI | Venue |
|---|---|---|
2006 | 10.1007/s11265-005-4178-5 | VLSI Signal Processing |
Keywords | Field | DocType |
integer arithmetic,compact dsp,compact dsp core,core size,static floating-point arithmetic,lightweight arithmetic,ieee single-precision fp,32-bit integer arithmetic,24-bit sfp,db signal,16-bit sfp,dsp core,signal processing,digital signal processor,high level synthesis,data intensive computing,floating point arithmetic,chip,floating point | Signal processing,Digital signal processing,Baseband,Digital signal processor,Floating point,Computer science,Parallel computing,Microprocessor,Binary scaling,Texas Instruments DaVinci,Computer hardware,Embedded system | Journal |
Volume | Issue | ISSN |
42 | 2 | 0922-5773 |
Citations | PageRank | References |
9 | 0.76 | 4 |
Authors | ||
5 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Tay-Jyi Lin | 1 | 139 | 24.36 |
| Hung-Yueh Lin | 2 | 20 | 2.93 |
| Chie-min Chao | 3 | 26 | 3.29 |
| Chih-Wei Liu | 4 | 158 | 27.02 |
| Chih-Wei Jen | 5 | 13 | 2.20 |