Name
Title | ||
|---|---|---|
Convex Optimization of Energy and Delay Using Logical Effort Method in Deep Sub-micron Technology. |
Abstract | ||
|---|---|---|
Tradeoff between the power dissipation and speed is one of the major issues in modern VLSI circuit design. Improving the circuit speed methods typically lead to excessive power consumption. In this work, we explore the energy-delay design in CMOS circuits, to find gate sizes which produce the lowest possible energy and delay. Our analysis methods include delay minimization using logical effort, formulating energy relationship with logical effort model and then optimizing the energy-delay using optimization technique. Thus, we introduce the Energy-Delay-Gain (EDG) to measure the energy reduction rate for each delay increase that is acceptable by the designer. The simulation is done using Spectre in cadence environment in UMC90nm CMOS technology. |
Year | DOI | Venue |
|---|---|---|
2013 | 10.1007/978-3-642-42024-5_23 | Communications in Computer and Information Science |
Keywords | Field | DocType |
convex optimization,delay,energy-delay-gain,logical effort,deep-sub-micron technology | Cadence,Dissipation,Electronic engineering,CMOS,Minification,Logical effort,Electronic circuit,Convex optimization,Mathematics,Power consumption | Conference |
Volume | ISSN | Citations |
382 | 1865-0929 | 1 |
PageRank | References | Authors |
0.37 | 3 | 4 |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Sachin Maheshwari | 1 | 5 | 3.03 |
| Rameez Raza | 2 | 1 | 0.37 |
| Pramod Kumar | 3 | 1 | 0.37 |
| Anu Gupta | 4 | 8 | 3.99 |