Title
PEPSC: A Power-Efficient Processor for Scientific Computing
Abstract
The rapid advancements in the computational capabilities of the graphics processing unit (GPU) as well as the deployment of general programming models for these devices have made the vision of a desktop supercomputer a reality. It is now possible to assemble a system that provides several TFLOPs of performance on scientific applications for the cost of a high-end laptop computer. While these devices have clearly changed the landscape of computing, there are two central problems that arise. First, GPUs are designed and optimized for graphics applications resulting in delivered performance that is far below peak for more general scientific and mathematical applications. Second, GPUs are power hungry devices that often consume 100-300 watts, which restricts the scalability of the solution and requires expensive cooling. To combat these challenges, this paper presents the PEPSC architecture--an architecture customized for the domain of data parallel scientific applications where power-efficiency is the central focus. PEPSC utilizes a combination of a two-dimensional single-instruction multiple-data (SIMD) data path, an intelligent dynamic prefetching mechanism, and a configurable SIMD control approach to increase execution efficiency over conventional GPUs. A single PEPSC core has a peak performance of 120 GFLOPs while consuming 2W of power when executing modern scientific applications, which represents an increase in computation efficiency of more than 10X over existing GPUs.
Year
DOI
Venue
2011
10.1109/PACT.2011.16
PACT
Keywords
Field
DocType
central focus,pepsc architecture,single pepsc core,modern scientific application,central problem,scientific application,conventional gpus,power-efficient processor,scientific computing,computation efficiency,configurable simd control approach,peak performance,simd,generic programming,hardware,pipelines,benchmark testing,computer architecture,gpgpu,power efficiency,single instruction multiple data
Computer architecture,Programming paradigm,Supercomputer,Computer science,Parallel computing,SIMD,General-purpose computing on graphics processing units,Instruction prefetch,Graphics processing unit,Hardware architecture,Scalability
Conference
Citations 
PageRank 
References 
10
0.61
17
Authors
4
Name
Order
Citations
PageRank
Ganesh S. Dasika138724.30
Ankit Sethia21054.91
Trevor Mudge36139659.74
Scott Mahlke44811312.08