Name
Title | ||
|---|---|---|
Applying verification intention for design customization via property mining under constrained testbenches |
Abstract | ||
|---|---|---|
Most synthesis tools perform optimizations based on the design itself and do not utilize the information present in the verification environment. Not using such information greatly limits the optimization capabilities of synthesis tools, which is especially serious for circuit customization because most environment constraints are encoded in the testbench. To exploit verification intention, we propose a methodology that utilizes functional assertions for design optimization. To support circuit customization, we also propose a property mining technique that can extract properties from the design under the constraints in the testbench. Our experimental results show that these methods can reduce design size after synthesis, and the optimization is orthogonal to other existing circuit customization methods. |
Year | DOI | Venue |
|---|---|---|
2011 | 10.1109/ICCD.2011.6081380 | ICCD |
Keywords | Field | DocType |
synthesis tool,design size,design optimization,verification environment,optimization capability,design customization,verification intention,circuit customization,property mining,environment constraint,existing circuit customization method,information present,formal verification,pattern matching,reactive power,logic simulation,logic design,algorithm design and analysis | Functional verification,Computer science,Intelligent verification,Logic optimization,Circuit extraction,Real-time computing,Physical design,Register-transfer level,High-level verification,Formal verification | Conference |
Citations | PageRank | References |
3 | 0.47 | 9 |
Authors | ||
4 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Chih-Neng Chung | 1 | 3 | 0.47 |
| Chia-Wei Chang | 2 | 97 | 17.57 |
| Kai-hui Chang | 3 | 216 | 19.41 |
| Sy-Yen Kuo | 4 | 2304 | 245.46 |