Name
Title | ||
|---|---|---|
Scheduling Temporal Partitions in a Multiprocessing Paradigm for Reconfigurable Architectures |
Abstract | ||
|---|---|---|
In this paper we describe a mapping methodology for heterogeneous reconfigurable architectures consisting of one or more SW processors and one or more reconfigurable units, FPGAs. The mapping methodology consists of a separated track for a) the generation of the configurations for the FPGA by level-based and clustering-based temporal partitioning, and b) the scheduling of those configurations as well as the software tasks, based on two multiprocessor scheduling algorithms: a simple list-based scheduler and the more complex extended dynamic level scheduling algorithm. The mapping methodology is benchmarked by means of randomly created task graphs on an architecture of one SW processor and one FPGA. The results are compared to a 0-1 integer linear programming solution in terms of exploration time as well as the finish-time of all tasks of the application. The results show that, in 90% of the investigated cases, the combination of level-based temporal partitioning and extended dynamic level scheduling gives the best performance in terms of finish-time of the full task-set. |
Year | DOI | Venue |
|---|---|---|
2009 | 10.1109/AHS.2009.43 | San Francisco, CA |
Keywords | Field | DocType |
mapping methodology,extended dynamic level scheduling,scheduling algorithm,multiprocessing paradigm,heterogeneous reconfigurable,sw processor,reconfigurable unit,multiprocessor scheduling algorithm,clustering-based temporal partitioning,complex extended dynamic level,level-based temporal partitioning,reconfigurable architectures,scheduling temporal partitions,fpga,multiprocessor scheduling,scheduling,reconfigurable hardware,integer programming,field programmable gate arrays,computer architecture | Fixed-priority pre-emptive scheduling,Computer architecture,Multiprocessor scheduling,Fair-share scheduling,Computer science,Scheduling (computing),Parallel computing,Two-level scheduling,Real-time computing,Multiprocessing,Integer programming,Reconfigurable computing | Conference |
ISBN | Citations | PageRank |
978-0-7695-3714-6 | 2 | 0.40 |
References | Authors | |
7 | 3 | |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Andreas Popp | 1 | 2 | 1.07 |
| Yannick Le Moullec | 2 | 47 | 16.34 |
| Peter Koch | 3 | 5 | 2.16 |