Name
Abstract | ||
|---|---|---|
A novel portable hardware architecture for the Elliptic Curve Method of factoring, designed and optimized for application in the relation collection step of the Number Field Sieve, is described and analyzed. A comparison with an earlier proof-of-concept design by Pelzl, Šimka, et al. has been performed, and a substantial improvement has been demonstrated in terms of both the execution time and the area-time product. The ECM architecture has been ported across three different families of FPGA devices in order to select the family with the best performance to cost ratio. A timing comparison with a highly optimized software implementation, GMP-ECM, has been performed. Our results indicate that low-cost families of FPGAs, such as Xilinx Spartan 3, offer at least an order of magnitude improvement over the same generation of microprocessors in terms of the performance to cost ratio. |
Year | DOI | Venue |
|---|---|---|
2006 | 10.1007/11894063_10 | CHES |
Keywords | Field | DocType |
magnitude improvement,reconfigurable hardware,timing comparison,substantial improvement,ecm architecture,fpga device,best performance,elliptic curve method,number field sieve,optimized software implementation,novel portable hardware architecture,proof of concept,fpga,factoring,hardware architecture | Computer science,Microprocessor,Parallel computing,Field-programmable gate array,Porting,General number field sieve,Factoring,Elliptic curve,Hardware architecture,Reconfigurable computing | Conference |
Volume | ISSN | ISBN |
4249 | 0302-9743 | 3-540-46559-6 |
Citations | PageRank | References |
13 | 1.11 | 7 |
Authors | ||
7 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Kris Gaj | 1 | 842 | 116.21 |
| Soonhak Kwon | 2 | 170 | 22.00 |
| Patrick Baier | 3 | 41 | 3.93 |
| Paul Kohlbrenner | 4 | 72 | 5.91 |
| Hoang Le | 5 | 196 | 17.35 |
| Mohammed Khaleeluddin | 6 | 15 | 1.51 |
| Ramakrishna Bachimanchi | 7 | 15 | 1.51 |