Title
IC technology and ASIC design for the Cray J90 supercomputer
Abstract
The decision to use ASIC technology over a full- or semi-custom approach in the design of a computer system is influenced by many factors, and has a significant impact on the design methodology as well as on the completion schedule of the product. The Cray Research J90™ line of 100-MHz supercomputer systems is an example of a system whose performance, cost, and schedule needs drove the designers to an ASIC solution. The J90 comprises varying numbers of ten unique ASICs, each designed in a 0.5-µm CMOS technology. The largest of the ASICs contains more than 500,000 equivalent two-way NAND CMOS gates. The design cycle, including integrated circuit and first-level packaging technology selection, took just over two years from concept to production. This paper presents a brief history of the Cray ELS (Entry-Level Systems) division and discusses some of the decision processes and trade-offs made during the design of the J90 system, including the decision to use ASIC technology, and its effect on the overall design methodology and CAD flow. The design methodology, which utilized a ground-rule-based HDL/synthesis approach, and the physical design of the chips, which made use of industry-standard and vendor-proprietary tools, are discussed. Finally, conclusions as to the applicability and the success of utilizing an “off-the-shelf” ASIC technology are drawn.
Year
DOI
Venue
1996
10.1147/rd.404.0475
IBM Journal of Research and Development
Keywords
Field
DocType
ic technology,cray j90 supercomputer,asic design,rule based,integrated circuit,design methodology,physical design
Supercomputer,Computer science,Circuit design,Design methods,Electronic engineering,Application-specific integrated circuit,CMOS,Physical design,Packaging engineering,Integrated circuit
Journal
Volume
Issue
ISSN
40
4
0018-8646
Citations 
PageRank 
References 
0
0.34
1
Authors
3
Name
Order
Citations
PageRank
D. J. Poli100.34
M. S. Berry200.34
J. N. Kruchowski300.34