Title | ||
---|---|---|
A methodology for tuning two-level cache hierarchy considering energy and performance |
Abstract | ||
---|---|---|
In this paper we propose a hybrid methodology for tuning both instruction and data cache configurations in a two-level memory hierarchy. The method aims to minimize energy consumption without compromise the performance. It combines two optimization mechanisms in order improve energy and performance results without increasing the configuration space. Experiments based on simulations were performed for 12 applications from the Mibench suite benchmark and the proposed methodology achieved better efficiency in 60% of the evaluated cases compared with existing heuristics. |
Year | DOI | Venue |
---|---|---|
2009 | 10.1145/1601896.1601905 | SBCCI |
Keywords | Field | DocType |
two-level cache hierarchy,optimization mechanism,data cache configuration,performance result,better efficiency,proposed methodology,hybrid methodology,energy consumption,two-level memory hierarchy,mibench suite benchmark,configuration space,embedded system,embedded systems,system on chip | Cache-oblivious algorithm,Memory hierarchy,System on a chip,Cache pollution,Computer science,Parallel computing,Real-time computing,Cache algorithms,Heuristics,Cache coloring,Energy consumption | Conference |
Citations | PageRank | References |
0 | 0.34 | 7 |
Authors | ||
2 |
Name | Order | Citations | PageRank |
---|---|---|---|
A. G. Silva-Filho | 1 | 21 | 3.38 |
Cristiano Araujo | 2 | 83 | 6.23 |