Name
Abstract | ||
|---|---|---|
A new technique for reliability evaluation of digital systems will be presented by demonstrating the functionality and usage of the simulation based fault injector VERIFY (VHDL-based Evaluation of Reliability by Injecting Faults efficientlY). This software tool introduces a new way for describing the behavior of hardware components in case of faults by extending the VHDL language with fault injection signals together with their rate of occurrence. The accuracy of the results is obtained by using the same VHDL-models which have been developed during conventional phases of hardware design. For demonstrating the capabilities of VERIFY, a VHDL-model of a simple 32-bit processor (DP32) will be used as an example to illustrate the several steps of reliability evaluation. |
Year | DOI | Venue |
|---|---|---|
1997 | 10.1109/FTCS.1997.614074 | FTCS |
Keywords | Field | DocType |
hardware component,fault injector verify,fault injection,1 introduction during the hardware design of safety-critic al digital,faults efficiently,fault descriptions,vhdl language,conventional phase,reliability evaluation,hardware design,vhdl-based evaluation,new technique,computational modeling,observability,hardware description languages,controllability,32 bit processor,computer science,system testing,computer simulation,hardware | Software tool,Computer science,Software fault tolerance,Software reliability testing,VHDL,Fault injection,Hardware description language,Embedded system,Hardware architecture | Conference |
ISSN | ISBN | Citations |
0731-3071 | 0-8186-7831-3 | 57 |
PageRank | References | Authors |
4.09 | 10 | 3 |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Volkmar Sieh | 1 | 127 | 17.00 |
| Oliver Tschäche | 2 | 63 | 5.94 |
| Frank J. Balbach | 3 | 76 | 6.88 |