Name
Abstract | ||
|---|---|---|
In this work, we propose an adder for the 2-Dimensional Nearest-Neighbor, Two-Qubit gate, Concurrent (2D NTC) architecture, designed to match the architectural constraints of many quantum computing technologies. The chosen architecture allows the layout of logical qubits in two dimensions with &sqrt;n columns where each column has &sqrt;n qubits and the concurrent execution of one- and two-qubit gates with nearest-neighbor interaction only. The proposed adder works in three phases. In the first phase, the first column generates the summation output and the other columns do the carry-lookahead operations. In the second phase, these intermediate values are propagated from column to column, preparing for computation of the final carry for each register position. In the last phase, each column, except the first one, generates the summation output using this column-level carry. The depth and the number of qubits of the proposed adder are Θ(&sqrt;n) and O(n), respectively. The proposed adder executes faster than the adders designed for the 1D NTC architecture when the length of the input registers n is larger than 51. |
Year | DOI | Venue |
|---|---|---|
2012 | 10.1145/2287696.2287707 | JETC |
Keywords | DocType | Volume |
n column,proposed adder,chosen architecture,summation output,depth quantum adder,ntc quantum computer architecture,input registers n,two-qubit gate,proposed adder work,ntc architecture,logical qubits,last phase,quantum computer,quantum circuit | Journal | 8 |
Issue | ISSN | Citations |
3 | 1550-4832 | 4 |
PageRank | References | Authors |
0.46 | 17 | 2 |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Byung-Soo Choi | 1 | 46 | 7.09 |
| Rodney Van Meter | 2 | 366 | 36.33 |