Name
Title | ||
|---|---|---|
Addressing the Hardware Resource Requirements of Network-on-chip based Neural Architectures. |
Abstract | ||
|---|---|---|
Network on Chip (NoC) based Spiking Neural Network (SNN) hardware architectures have been proposed as embedded computing systems for data/pattern classification and control applications. As the NoC communication infrastructure is fully reconfigurable, scaling of these systems requires large amounts of distributed on-chip memory for storage of the SNN synaptic connectivity (topology) information. This large memory requirement poses a serious bottleneck for compact embedded hardware SNN implementations. The goal of this work is to reduce the topology memory requirement of embedded hardware SNNs by exploring the combination of fixed and configurable interconnect through the use of fixed sized clusters of neurons and NoC communication infrastructure. This paper proposes a novel two-layered SNN structure as a neural computing element within each neural tile. This architectural arrangement reduces the SNN topology memory requirement by 50%, compared to a non-clustered (single neuron per neural tile) SNN implementation. The paper also proposes sharing of the SNN topology memory between neural cluster outputs within each neural tile, for utilising the on-chip memory efficiently. The paper presents hardware resource requirements of the proposed architecture by mapping SNN topologies with random and irregular connectivity patterns (typical of practical SNNs). The architectural scheme of sharing the SNN topology memory between neural cluster outputs, results in efficient utilisation of the SNN topology memory and helps accommodate larger SNN applications on the proposed architecture. Results illustrate up to a 66% reduction in the required silicon area of the proposed clustered neural tile SNN architecture using shared topology memory compared to the non-clustered, non-shared memory architecture. |
Year | Venue | Keywords |
|---|---|---|
2011 | NCTA 2011: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON NEURAL COMPUTATION THEORY AND APPLICATIONS | Spiking Neural Networks (SNN),Synaptic connectivity,Neural network topology memory,Network on Chip (NoC) |
Field | DocType | Citations |
Computer architecture,Computer science,Network on a chip,Artificial intelligence,Machine learning | Conference | 1 |
PageRank | References | Authors |
0.35 | 0 | 7 |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Sandeep Pande | 1 | 88 | 5.92 |
| Fearghal Morgan | 2 | 336 | 34.11 |
| Seamus Cawley | 3 | 110 | 8.10 |
| Brian Mcginley | 4 | 220 | 14.23 |
| Jim Harkin | 5 | 325 | 36.82 |
| Snaider Carrillo | 6 | 95 | 6.38 |
| Liam Mcdaid | 7 | 270 | 30.48 |