Abstract | ||
---|---|---|
In this paper we present a CMOS quadrature ring oscillator operating at 0.5 V. Due to this very low voltage conditions, new project technique using the available terminal of the transistors (bulk) is used in order to reduce the threshold voltage of the transistors, thus improving the voltage headroom. The technique is applied in a conventional inverter-based ring oscillator with a feedback topology capable to generate quadrature signals. Simulations results in a 130 nm CMOS technology shows that a very simple VCO in the GHz range can be obtained, by changing the bulk voltage of transistors (NMOS or PMOS). The circuit operates with less than 50 W achieving a FoM of about -115 dBc/Hz at 10 MHz offset. |
Year | DOI | Venue |
---|---|---|
2014 | 10.1007/978-3-642-54734-8_64 | IFIP Advances in Information and Communication Technology |
Keywords | Field | DocType |
Quadrature RC oscillator,CMOS circuit,Low voltage,Ultra-low power | Inverter,Ring oscillator,NMOS logic,Electronic engineering,CMOS,Voltage-controlled oscillator,Low voltage,Engineering,PMOS logic,Threshold voltage,Electrical engineering | Conference |
Volume | ISSN | Citations |
423 | 1868-4238 | 1 |
PageRank | References | Authors |
0.39 | 1 | 4 |
Name | Order | Citations | PageRank |
---|---|---|---|
João Eusébio | 1 | 1 | 0.39 |
Luís B. Oliveira | 2 | 14 | 3.86 |
Luís Miguel Pires | 3 | 1 | 0.72 |
João P. Oliveira | 4 | 210 | 21.08 |