Name
Abstract | ||
|---|---|---|
Leakage power is a serious problem especially for accerelators which use a large size Processing Element (PE) array. Here, a low power reconfigurable accelerator called Cool Mega Array (CMA) with back-gate bias control (CMA-bb) is implemented and evaluated. In CMA-bb, the back-gate bias of the microcontroller and PE array can be controlled independently. In the idle mode, reverse bias is given to the both parts to suppress the leakage current. When high performance is required, forward bias is used to increase the clock frequency. For simple applications, the operational power can be suppressed by using reverse bias only in the PE array.The real chip is implemented with a 65nm experimental process for low leakage applications. The evaluation results show that the leakage current can be suppressed to 300 mu A by using the reverse bias. The operational frequency is increased from 39MHz to 50MHz with up to 21% increase of operational power by using the forward bias. For simple applications, 8% to 9.4% of operational power is saved by giving reverse bias only to the PE array. |
Year | DOI | Venue |
|---|---|---|
2013 | 10.1109/FPT.2013.6718395 | PROCEEDINGS OF THE 2013 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT) |
Keywords | Field | DocType |
Corase Grained Reconfigurable Processor, Leakage Power Reduction, Back-Gate Bias Control | Leakage (electronics),Computer science,Idle,Real-time computing,Combinational logic,Chip,Microcontroller,Processing element,Low leakage,Clock rate | Conference |
Citations | PageRank | References |
2 | 0.52 | 2 |
Authors | ||
4 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Hongliang Su | 1 | 2 | 0.52 |
| Weihan Wang | 2 | 19 | 6.08 |
| Kuniaki Kitamori | 3 | 14 | 2.26 |
| Hideharu Amano | 4 | 1375 | 210.21 |