Name
Title | ||
|---|---|---|
Global elimination algorithm and architecture design for fast block matching motion estimation |
Abstract | ||
|---|---|---|
This paper presents a new block matching motion estimation algorithm and its VLSI architecture design. The proposed global elimination algorithm (GEA) was derived from successive elimination algorithm (SEA), which can skip unnecessary sum of absolute difference (SAD) calculation by comparing minimum SAD with subsampled SAD (SSAD). Our basic idea is to separate the decision of early termination and SAD calculation for each candidate block to make data flow more regular and suitable for hardware. In short, we first compare the rough characteristics of all candidate blocks with the current block (SSAD). In turn, we select several best roughly matched candidate blocks to re-compare them with the current block by using detailed characteristics (SAD). Other features of GEA include fixed processing cycles, no initial guess, and high video quality (almost the same as full search). Unlike other fast algorithms, the mapping of GEA to hardware is very simple. We proposed an architecture that is composed of a systolic part to efficiently compute SSAD, an adder tree to support both SSAD and SAD calculations, and a comparator tree to avoid expensive sorting circuits. Simulation results show that our design is much more area efficient than many full-search architectures while maintaining high video quality and processing capability. |
Year | DOI | Venue |
|---|---|---|
2004 | 10.1109/TCSVT.2004.828321 | IEEE Transactions on Circuits and Systems for Video Technology |
Keywords | DocType | Volume |
block matching,fast block matching motion estimation,comparator tree,video quality,image matching,me,trees (mathematics),processing cycle,current block,sea,successive elimination algorithm,motion compensated transform coding,new block,gea,sad calculation,transform coding,motion estimation,global elimination algorithm,fast algorithm,vlsi,candidate block,video coding,minimum sad,motion estimation algorithm,adder tree,sum of absolute difference,matching motion estimation,architecture design,proposed global elimination algorithm,subsampled sad,vlsi architecture design,high video quality | Journal | 14 |
Issue | ISSN | Citations |
6 | 1051-8215 | 32 |
PageRank | References | Authors |
1.63 | 20 | 4 |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Yu-Wen Huang | 1 | 1116 | 114.02 |
| Shao-Yi Chien | 2 | 1603 | 154.48 |
| Bing-Yu Hsieh | 3 | 483 | 54.76 |
| Liang-Gee Chen | 4 | 3637 | 383.22 |