Name
Abstract | ||
|---|---|---|
The PERCS system was designed by IBM in response to a DARPA challenge that called for a high-productivity high-performance computing system. A major innovation in the PERCS design is the network that is built using Hub chips that are integrated into the compute nodes. Each Hub chip is about 580 mm$^2$ in size, % uses 45 nm IBM CMOS 12S0 SOI technology with 13 levels of metal, has over 3700 signal I/Os, and is packaged in a module that also contains LGA-attached optical electronic devices. The Hub module implements five types of high-bandwidth interconnects with multiple links that are fully-connected with a high-performance internal crossbar switch. These links provide over 9 Tbits/second of raw bandwidth and are used to construct a two-level direct-connect topology spanning up to tens of thousands of \PS{} chips with high bisection bandwidth and low latency. The Blue Waters System, which is being constructed at NCSA, is an exemplar large-scale PERCS installation. Blue Waters is expected to deliver sustained Pet scale performance over a wide range of applications. The Hub chip supports several high-performance computing protocols (e.g., MPI, RDMA, IP) and also provides a non-coherent system-wide global address space. Collective communication operations such as barriers, reductions, and multi-cast are supported directly in hardware. Multiple routing modes including deterministic as well as hardware-directed random routing are also supported. Finally, the Hub module is capable of operating in the presence of many types of hardware faults and gracefully degrades performance in the presence of lane failures. |
Year | DOI | Venue |
|---|---|---|
2010 | 10.1109/HOTI.2010.16 | High Performance Interconnects |
Keywords | Field | DocType |
hub module,blue waters system,percs design,high-productivity high-performance computing system,high-performance computing protocol,percs system,percs high-performance interconnect,blue waters,hub chip,high-performance internal crossbar switch,exemplar large-scale percs installation,low latency,interconnect,routing,switches,bandwidth,high performance computing,protocols,hardware,topology,chip,latency | Supercomputer,Computer science,Parallel computing,Computer network,Chip,Bisection bandwidth,Bandwidth (signal processing),Remote direct memory access,Latency (engineering),PERCS,Crossbar switch | Conference |
ISBN | Citations | PageRank |
978-0-7695-4208-9 | 99 | 5.15 |
References | Authors | |
0 | 12 | |
Name | Order | Citations | PageRank |
|---|---|---|---|
| Baba Arimilli | 1 | 100 | 5.55 |
| Ravi Arimilli | 2 | 99 | 5.15 |
| Vicente Chung | 3 | 99 | 5.15 |
| Scott Clark | 4 | 106 | 7.06 |
| Wolfgang E. Denzel | 5 | 212 | 14.56 |
| Ben Drerup | 6 | 100 | 5.55 |
| Torsten Hoefler | 7 | 2197 | 163.64 |
| Jody Joyner | 8 | 99 | 5.15 |
| Jerry Lewis | 9 | 99 | 5.49 |
| Jian Li | 10 | 517 | 28.49 |
| Nan Ni | 11 | 99 | 5.49 |
| Rajamony, Ram | 12 | 205 | 16.04 |