Name
Abstract | ||
|---|---|---|
This paper proposes a linearized multiplier using the MOS transistors. The proposed circuit can be realized by adding two voltage shifters and some current mirrors to the conventional circuit. Especially, these additional voltage shifters can be saved when the proposed circuit is used as a transconductor. The proposed circuit is driven by a controlled tail current source. A technique to reduce the effect of the mobility reduction is proposed. First, the output current of the conventional transconductor is analytically derived and its problem is pointed out. Secondly, the proposed circuit is shown. The proposed method is accomplished by taking the mobility reduction into account. The validity of the proposed method is confirmed through both of Spice simulation and experiment. Finally, the proposed circuit is fabricated in the 1.2 μm CMOS process. The second-order and the third-order distortions are about -55 dB and -64 dB, respectively for a 0.5 Vp-p sinusoidal input signal. |
Year | DOI | Venue |
|---|---|---|
2006 | 10.1093/ietfec/e89-a.6.1533 | IEICE Transactions |
Keywords | Field | DocType |
mos transistor,controlled tail current source,proposed circuit,conventional transconductor,mobility reduction,voltage shifters,current source,conventional circuit,spice simulation,highly linearized cmos multiplier,additional voltage shifters,multiplier,mobility,cmos,analog | Current mirror,Current source,Spice,Voltage,Multiplier (economics),CMOS,Cmos process,Transistor,Electrical engineering,Mathematics | Journal |
Volume | Issue | ISSN |
E89-A | 6 | 0916-8508 |
Citations | PageRank | References |
1 | 0.39 | 0 |
Authors | ||
3 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Kazuhiro Shouno | 1 | 6 | 3.21 |
| Tasuku Hori | 2 | 1 | 0.39 |
| Yukio Ishibashi | 3 | 4 | 1.62 |