Name
Abstract | ||
|---|---|---|
In this presentation we describe recent experiments to represent circuit descriptions as explicit parallel programs written in regular programming languages rather than hardware description languages. Although there has been much work on compiling sequential C-like programs to hardware by automatically "discovering" parallelism we work by exploiting the parallel architecture communicated by the designer through the choice of parallel and concurrent programming language constructs. Specially, we describe a system that takes .NET assembly language with suitable custom attributes as input and produces Verilog output which is mapped to FPGAs. We can then choose to apply analysis and verification techniques to either the high level representation in C# or other .NET languages or to the generated RTL netlisits. |
Year | DOI | Venue |
|---|---|---|
2008 | 10.1007/978-3-540-78610-8_1 | ARC |
Keywords | Field | DocType |
hardware description language,synthesizing fpga circuits,parallel programs,concurrent programming language construct,rtl netlisits,circuit description,explicit parallel program,parallel architecture,high level representation,regular programming language,assembly language,verilog output,programming language | Fifth-generation programming language,Second-generation programming language,Programming language,Computer science,Fourth-generation programming language,Parallel computing,Parallel programming model,Verilog,Third-generation programming language,Low-level programming language,Hardware description language | Conference |
Citations | PageRank | References |
0 | 0.34 | 1 |
Authors | ||
2 | ||
Name | Order | Citations | PageRank |
|---|---|---|---|
| Satnam Singh | 1 | 571 | 59.08 |
| David J. Greaves | 2 | 124 | 30.48 |